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Hydrogenated microcrystalline silicon c-Si:H is a promising candidate for thin-film transistors
TFTs in large-area electronics due to high electron and hole charge carrier mobilities. We report on
ambipolar TFTs based on c-Si:H prepared by plasma-enhanced chemical vapor deposition at
temperatures compatible with flexible substrates. Electrons and holes are directly injected into the
c-Si:H channel via chromium drain and source contacts. The TFTs exhibit electron and hole
charge carrier mobilities of 30–50 cm2 /V s and 10–15 cm2 /V s, respectively. In this work, the
electrical characteristics of the ambipolar c-Si:H TFTs are described by a simple analytical model
that takes the ambipolar charge transport into account. The analytical expressions are used to model
the transfer curves, the potential and the net surface charge along the channel of the TFTs. The
electrical model provides insights into the electronic transport of ambipolar c-Si:H TFTs.
© 2011 American Institute of Physics. doi:10.1063/1.3531990
I. INTRODUCTION
Thin-film transistors TFTs are key elements for large-
area electronic applications. To date, TFTs based on amor-
phous silicon a-Si:H are commonly used as pixel switches
for display backplanes.1 However, the realization of more
complicated driver circuitry is not possible due to low charge
carrier mobility and device instability of a-Si:H.1–4 So far
external drivers are needed or the circuitry has to be realized
by polycrystalline silicon poly-Si TFTs with high charge
carrier mobilities and stable threshold voltages.5 However,
the manufacturing cost of poly-Si TFTs is higher due to high
processing temperatures.5,6
Hydrogenated nanocrystalline or microcrystalline silicon
nc-Si:H or c-Si:H is a promising alternative to existing
technologies due to its high electron and hole charge carrier
mobilities.7–9 Microcrystalline silicon consists of amorphous
phases, silicon crystallites and voids, and is usually depos-
ited at low temperature by plasma-enhanced chemical vapor
deposition PECVD using a high hydrogen dilution.10 The
high electron and hole charge carrier mobilities in c-Si:H
facilitate the realization of integrated thin-film circuits such
as shift register or line and row multiplexers. However, the
realization of complementary metal-oxide-semiconductor
CMOS based integrated circuits requires complex process-
ing of the thin-film devices. Alternative solutions based on
ambipolar circuits have been proposed, which simplify the
device fabrication.11
In this study, ambipolar TFTs were realized based on
c-Si:H. The transistors were prepared by PECVD at tem-
peratures up to 160 °C. Electrons and holes are directly in-
jected into the c-Si:H channel via chromium drain and
source contacts. No highly doped n- or p-layers were inserted
between the metal contacts and the channel layer. The device
fabrication will be described in Sec. II of the manuscript. The
electrical characterization of the ambipolar TFTs will be pre-
sented in Sec. III. Section IV is divided into two parts. In
Sec. IV A a simple analytical model will be presented that
describes the electrical characteristics of unipolar c-Si:H
TFTs. The analytical model allows for describing the poten-
tial and the net surface charge along the channel, as well as
the transfer curves of the unipolar c-Si:H transistors. In
Sec. IV B the model is extended to describe the potential and
the net surface charge along the channel, as well as the trans-
fer curves of ambipolar c-Si:H transistors. The results will
be discussed in Sec. V, before the study is summarized in
Sec. VI.
II. DEVICE FABRICATION
The microcrystalline silicon thin film transistors were
fabricated on borosilicate glass substrates. The drain and
source contacts of the ambipolar c-Si:H TFTs were real-
ized by chromium Cr with a thickness of 30 nm. Chromium
exhibits a work function of 4.5 eV, which allows for the
efficient injection of electrons and holes in the c-Si:H film
Fig. 1a. The channel material was formed by an intrinsic
microcrystalline silicon i-c-Si:H film with a thickness of
100 nm. The thickness of the channel layer was chosen to be
100 nm to attain a compromise between a high quality
c-Si:H Refs. 10 and 12 and a low series resistance be-
tween the drain/source contacts and the charge carrier accu-
mulation region.13 The i-c-Si:H channel layer was depos-
ited by PECVD at a deposition temperature of 160 °C and
plasma excitation frequency of 13.56 MHz, in the high pres-
sure 1330 Pa and high power 0.3 W /cm2 regime, which
facilitates the deposition of material at high deposition ratesaElectronic mail: d.knipp@jacobs-university.de.
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of up to 25 nm/min.14,15 The c-Si:H channel layer was
prepared in the transition to amorphous growth regime to
ensure high device performance.16,17
Following the deposition of the i-c-Si:H channel layer,
a gate dielectric silicon oxide, SiO2 of 300 nm was pre-
pared by PECVD at 150 °C. Finally, the gate metal electrode
was formed by aluminum Al film with a thickness of 100
nm. The schematic cross-section of the ambipolar c-Si:H
TFT is depicted in Fig. 1b.
III. EXPERIMENTAL RESULTS
The transfer characteristics of an ambipolar c-Si:H
TFT with a channel length, L, of 20 m and a channel
width, W, of 1000 m are shown in Figs. 2a and 2b. The
n-channel transfer characteristics Fig. 2a were measured
for drain voltages, VD, of 0.1, 1, 3, and 5 V. The linear
VD1 V and saturation VD1 V operational region
can be clearly distinguished from the measured transfer
curves. An electron charge carrier mobility of 52 cm2 /V s
and a threshold voltage of 1.85 V were extracted from the
n-channel transfer characteristics of the ambipolar TFT. The
transistor exhibits a subthreshold slope of 0.5 V/decade.
The p-channel transfer characteristic of the ambipolar
c-Si:H TFT is shown in Fig. 2b, for drain voltages, VD,
of 1, 3, and 5 V. For the p-channel operation, the ambipolar
TFT exhibits a hole charge carrier mobility of 8 cm2 /V s
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FIG. 1. Color online Schematic cross-section of a top-gate staggered am-
bipolar microcrystalline silicon thin film transistor b and electron affinity
of silicon and the drain and source electrodes chromium a.
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FIG. 2. Color online Measured a and b and fitted c and d transfer characteristics of n-channel a and c and p-channel b and d ambipolar
c-Si:H TFTs with a channel width, W, of 1000 m and a channel length, L, of 20 m.
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and a threshold voltage of 5.7 V. The TFT exhibits a sub-
threshold slope of 0.7 V/decade. The simulated transfer char-
acteristics in Figs. 2c and 2d will be described in Sec. V.
Ambipolar TFTs with high drain currents in the electron-
and hole-dominated transport regime can only be realized if
electrons and holes are effectively injected in the c-Si:H
channel. Both electrons and holes contribute to the device
characteristics under ambipolar operation. Depending on the
applied drain voltage and gate voltage, either electrons,
holes, or both types of charge carriers may determine the
electrical characteristics. The different modes of operation
are illustrated in Fig. 3 as a function of the gate and the drain
voltages. For small positive drain voltages and positive gate
voltage the TFT operates like an n-type unipolar transistor.
Electrons are injected from the source electrode into the
channel of the transistor. For positive gate voltages the tran-
sistor is turned on, whereas for negative gate voltages the
transistor is turned off and holes are injected from the drain
electrode of the transistor. For larger positive drain voltages
and positive gate voltages the transistor behaves like an am-
bipolar transistor. Electrons are injected from the source
while holes are injected from the drain electrode. As a result
electron and holes are accumulated in the channel. Depend-
ing on the applied voltages, the charge carrier mobilities for
the electrons and the holes, and the threshold voltage, a re-
combination point is observed.
In order to describe the charge and potential distributions
along the channel a simple analytical model was developed.
IV. MODEL OF UNIPOLAR AND AMBIPOLAR
TFTS
The field-effect transistor is described by a simple
charge-sheet model, which was proposed for the fist time by
Shockley in 1952 Ref. 18 and later extended by Brews in
1978 and Van de Wiele in 1979.19,20 In this simple model the
field-effect transistor is treated as a plate capacitor. All
charges are assumed to be immediately at the interface of the
dielectric so that the thickness of the accumulation layer is
zero. This assumption implies that no band bending exists
across the charge-sheet, which results in an error of this
model. However, we will accept this small error at the ex-
pense of gaining a better insight into the device operation
and the charge transport. The transistor can be described by
an equivalent circuit, which is shown in Fig. 4. The equiva-
lent circuit just consists of resistors and capacitors. The re-
sistors, rxdx, and capacitors, CG, are differential resistance
elements and capacitance elements along the channel, re-
spectively. The resistors RCS and RCD represent the drain and
source contact resistances of the transistor. The voltages,
Vx, and, Vx+dx, are the potential along the channel. We
will first introduce the basic expressions for the charge and
potential distributions long the channel for a unipolar TFT.18
In the second step the model will be extended to describe the
behavior of an ambipolar TFT.
A. Unipolar TFTs
The differential resistance along the channel can be de-
scribed by the following:
rx =
1
qWnnx + ppx
, 1
where n and p are the electron and the hole charge carrier
mobilities, respectively. To calculate the resistance of the
channel, Rx, as a function of the position we have to inte-
grate over the differential resistance up to the specific posi-
tion in the channel. At this stage we assume that the contact
resistances can be neglected. The potential along the channel
can be calculated by Vx=Rx /RchVD, where Rch is
equal to the total channel resistance, Rx=L, which can be
calculated by integrating over the complete channel and VD
is the drain voltage. In the case of a unipolar TFT the charges
in the channel are either electrons or holes. In the case of
electron transport the net surface charge is given by −q
nx and px=0. In the case of a hole current the net
surface charge can be described by −qpx and nx=0. In
the following we assume electron transport. After integration
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FIG. 3. Color online Different operation modes of c-Si:H TFTs depend-
ing on the applied bias voltage.
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FIG. 4. Color online Equivalent circuit of a TFT. The transistor is de-
scribed by a charge sheet model.
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the net surface charge as a function of the position in the
channel can be calculated. At the drain electrode the net sur-
face charge can be described by Qx=L=CG VD− VG
−VTn, where VG and VTn are the gate and the threshold
voltage so that the total channel resistance can be calculated
by the following:
Rch =
L
nWCGVG − VTn − VD/2
. 2
Combining the expression of the surface charge with the to-
tal channel resistance leads to an expression for the net sur-
face charge, Qx, which allows for calculating the electron
concentration per unit area, which is given by nx=
−Qx /q. The potential distribution along the channel is
given by the following:
Vx = VG − VTn
VG − VTn2 − 2VDVG − VTn − VD/2 xL .
3
The drain current of the transistor can be expressed as ID
=VD /RCh leading to the classical equations describing the
charge transport in a field-effect transistor. For VD VG
−VTn the transistor behaves like a normal unipolar transistor
operating in the linear region. Since only electrons contribute
to the current flow the parameter VTn describes the threshold
voltage of an electron transporting TFT. The drain current in
the linear region of operation is given by the following:
ID =
WCG
L
nVDVG − VD2 − VTn	 . 4
For VG−VTnVD the transistor saturates and the drain
current is given by the following:
ID =
WCG
2L
nVG − VTn2. 5
Equations 4 and 5 describe the drain current for gate volt-
ages larger than the threshold voltage. When the gate voltage
is smaller than the threshold voltage, VTn, the mobile charge
density in the channel is low so that the gate charge QG
=−Qn−QT, where QG, Qn, and QT are the gate, mobile, and
trapped charge density, can be approximated by the trapped
charge density. When the semiconductor is very thin the
band bending in the semiconductor can be neglected, which
yields the following equation for the trapped charge density:
QT = − qNTdS EF − Ei , 6
where q is the elementary charge, NT the trap density, ds the
thickness of the semiconductor, EF and Ei are the Fermi and
the intrinsic energy level. Since QG=CGVG, Eq. 6 can be
written in the following form:
EF − Ei =
CGVG
qNTdS
. 7
The electron concentration in the channel near the source, n,
can be therefore described by the following:
n = ni exp CGVGqNTdSkT	 , 8
where ni is the intrinsic carrier concentration. In the sub-
threshold regime, the current flow is controlled by charge
diffusion.21,22 If the drain voltage is larger than a few kT/q,
the subthreshold current, IDsub, is described by the following:
IDsub = WkTdS
dn
dx
9
or
IDsub =
W
L
CGdSkTni exp
qVG − VTnkT CGq2NTds . 10
The defect density of the c-Si:H channel material, NT, di-
rectly correlates with the subthreshold slope, S, of the tran-
sistor. The defect density can be calculated by the
following:21
NT = S
CG log10e
qkTdS
. 11
The drain current in all three regions of operation linear
region, saturation region, and subthreshold region can be
described by Eqs. 4, 5, and 10.
B. Ambipolar TFTs
In the following, the model will be extended to account
for the ambipolar charge transport. The charge transport of
ambipolar TFTs is determined by electrons and holes. Sub-
sequently, the holes in the channel can be expressed by
px=Qx /q+nx. Schmechel et al.23 were the first to use a
charge-sheet model to describe the operation of ambipolar
field effect transistors. In their study they investigated the
operation of organic TFTs. However, the model does not
describe the subthreshold behavior of the transistor. Here we
extend the model to account for the operation of the transis-
tors in all regions. Depending on the type of ambipolar tran-
sistor we can distinguish an n-type ambipolar transistor and a
p-type ambipolar transistor as it is shown in Fig. 3. An n-type
ambipolar transistor exhibits electron transport for small
positive drain and positive gate voltages and electron and
hole transport for high positive drain voltages and positive
gate voltages. An p-type ambipolar transistor exhibits only
hole transport for small negative drain voltages and negative
gate voltages and electron and hole transport for large nega-
tive drain voltages and negative gate voltages. In the follow-
ing we will discuss the operation of an n-type ambipolar
TFT. During ambipolar operation the channel is filled by
electrons from the source electrode to a point in the channel
where the electrons recombine with the holes coming from
the drain electrode of the transistor. The point at which the
charges recombine is defined as x0. At this point the net
surface charge is zero, so that the voltage Vx=x0=VG
−VTn. The channel resistance is composed of two resistors,
where the resistor, RS, describes the resistance of the channel
region ranging from the source electrode to the recombina-
tion point x0. The charge transport in this region is governed
by electrons. The resistor, RD, describes the region from the
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recombination point, x0, to the drain electrode. The charge
transport in this region is determined by holes. In other
words, the ambipolar transistor can be treated as two serial
connected field-effect transistors, where one of the transistors
is an n-type transistor and the other transistor is a p-type
transistor.
Since the charge transport in the channel region from the
source electrode to the recombination point, x0, is governed
by electrons, we can assume that Qx=−qnx. Analog to
the calculation for the unipolar transistor leading to the fol-
lowing expression for the total channel resistance from the
source electrode to the recombination point, x0:
RS =
2x0
nWCGVG − VTn
, 12
where VTn and n are the threshold voltage and the carrier
mobility from the source electrode to the recombination
point x0. Since the charge transport in the region from the
recombination point to the drain electrode is governed by the
holes, we can assume that Qx=qpx. Deriving an expres-
sion for the total channel resistance from the recombination
point to the drain electrode as follows:
RD =
2L − x0
pWCGVD − VG − VTp
. 13
Since the current in both resistors has to be the same the
following expression for the recombination point can be cal-
culated:
x0 =
L
1 +
p
n

VD − VG − VTpVG − VTn 
2 . 14
To limit the complexity of the analytical model we assume
that VTpVTn. The location of the recombination zone
within the channel of the transistor strongly depends on the
applied drain voltage and the charge carrier mobilities. Since
the mobility of the electrons for microcrystalline silicon is
higher than the mobility of the holes the center of the recom-
bination zone shifts from the center of the channel toward
the drain electrode. The recombination point, x0, depends on
the carrier mobility ratio and not on the absolute values of
the charge carrier mobility.
In the next step the potential distribution along the chan-
nel can be calculated by the following:
VSx = VG − VTn − VG − VTn1	 x
x0
, 15a
VDx = VD − VG − VTp1	 L − xL − x0 + VG − VTp ,
15b
where Eq. 15a is valid in the region 0xx0 and Eq.
15b in region x0xL.
For VD VG−VTn the drain current of the ambipolar
transistor operates in the linear region and the charge trans-
port is determined only by electrons, so that Eq. 4 is valid.
For VG−VTnVD VG−VTp the transistor saturates and
the drain current is given by Eq. 5. The voltage, VTp, refers
to the threshold voltage describing the holes transport in the
channel. For VD
 VG−VTp and VG−VTn0 the transis-
tor exhibits the behavior of an ambipolar transistor. Holes
and electrons contribute to the current flow as follows:
ID =
W
2L
CGnVG − VTn2 + pVD − VG − VTp2 .
16a
Equation 16a describes the transistor behavior for high
drain voltages. However, Eq. 16a is only valid if VD

 VTn+VTp. For VD VTn+VTp both transistors operate
in the subthreshold region. In this case the drain current is
described by the following:
IDsub =
W
L
CGdSkTnin exp VG − VTnCGqNTndSkT 	
+ p exp VD − VG − VTpCGqNTpdSkT 	 , 16b
where NTn and NTp are the electron and hole defect densities
of the c-Si:H of the channel material, respectively. For
VD
 VG−VTp and VG−VTn0 the complete current
flow is determined by holes resulting in the following ex-
pression:
ID =
W
2L
CGpVD − VG − VTp2 . 16c
The four operation regions of an n-type ambipolar c-Si:H
TFTs can be divided in the linear region electrons, Eq. 4,
saturation region electrons, Eq. 5, ambipolar region elec-
trons and holes, Eq. 16a and 16b and saturation region
holes, Eq. 16c. In the following section the equations will
be used to fit the experimental data and determine the device
parameters.
V. DISCUSSION
The measured and fitted transfer characteristics of an
n-type and p-type ambipolar c-Si:H TFT with a channel
length, L, of 20 m and a channel width, W, of 1000 m
are shown in Figs. 2a–2d, respectively. The experimental
data of the n-type ambipolar transistor was fitted by using
Eqs. 4, 5, and 16a–16c. The transfer curves in Fig.
2c were calculated for drain voltages of 0.1, 1, and 3 V,
considering a threshold voltage of 1.85 V, and device charge
carrier mobility of 52 cm2 /V s. The electron defect density
was determined to be 4.81016 cm−3 eV−1. The drain cur-
rent of the transistor for negative gate voltages was fitted by
adjusting the hole defect density and the threshold voltage,
VTp, in Eqs. 16b and 16c. The transfer curves for the
p-type ambipolar TFT are shown in Fig. 2d for drain volt-
ages of 0.1, 1, 3.0, and 5.0 V. The threshold voltage,
VTn, and the hole charge carrier mobility were determined to
be 5.7 V and 8 cm2 /V s, respectively. The electron defect
density was determined to be 8.51016 cm−3 eV−1. A sum-
mary of the extracted device parameters is given Table I. A
comparison of the extracted device parameters with unipolar
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n-type and p-type transistors exhibits similar device
parameters.24 The extracted device parameters of the ambi-
polar TFT are only slightly lower.
The extracted device parameters summarized in Table I
were used as input parameters to calculate the potential and
net surface charge distribution along the channel of the tran-
sistor. The potential and the normalized charge distribution
of an n-type c-Si:H transistor are shown Fig. 5a for dif-
ferent drain voltages. The gate voltage was assumed to be 2.5
V. For small drain voltages of 0.1 and 0.5 V the charge
transport is only controlled by electrons Fig. 5a. The
threshold voltage is equal to 1.85 V so that the transistor
already exhibits ambipolar operation for drain voltages larger
than 0.65 V. The potential distributions for drain voltages
larger than 1.0 V are shown in Fig. 5b. The position of the
recombination point depends on the ratio of the charge car-
rier mobilities for electrons and holes, and the drain voltage.
The transfer characteristic of the transistor in Fig. 2c can
only be described if the hole mobility is drain voltage depen-
dent. The hole charge carrier mobility increases with increas-
ing drain voltage, whereas the electron mobility does not
depend on the gate or drain voltage. The change in the hole
mobility as a function of the drain voltage was considered
when calculating the potential along the transistor channel.
For small drain voltages of 1.0 and 1.5 V the hole mobility is
significantly smaller than the electron mobility so that the
voltage drop across the hole accumulating region close to the
drain contact is high compared to the voltage drop across the
electron accumulating region. Subsequently the electric field
is high in the region close to the drain electrode. With in-
creasing hole mobility the recombination point shifts toward
the source electrode and the electric field in the hole accu-
mulating region is reduced. The influence of the gate voltage
on the potential distribution along the channel is shown in
Fig. 6. The drain and the threshold voltages were assumed to
TABLE I. Summary of extracted device parameters of an n-type and p-type ambipolar c-Si:H TFTs. The parameters are compared to extracted device
parameters of unipolar c-Si:H TFTs.
Effective
electron mobility
cm2 /V s
Effective
hole mobility
cm2 /V s
Electron
threshold voltage
V
Hole
threshold voltage
V
Electron
defect density
cm−3 eV−1
Hole
defect density
cm−3 eV−1
n-type ambipolar transistor 52 1–30 1.85 1.6–3.5 4.81016 ¯
p-type ambipolar transistor 10−2–10−1 8 1.5–2.0 5.7 ¯ 8.51016
n-type unipolar transistor 55 ¯ 2.5–3 ¯ 21016 ¯
p-type unipolar transistor ¯ 12 ¯ 4–5 ¯ 6.51016
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FIG. 5. Color online Calculated potential and normalized net surface
charge distributions along the channel of an n-type ambipolar c-Si:H TFT
for different drain voltages. The input parameters were derived from the
experimental data in Fig. 2c.
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FIG. 6. Color online Calculated potential and normalized net surface
charge distributions along the channel of an n-type ambipolar c-Si:H TFT
for different gate voltages. The input parameters were derived from the
experimental data in Fig. 2c.
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be 3.0 and 1.85 V. For large gate voltages of 8.0, 9.0, and
10.0 V the channel is filled with electrons and unipolar
charge transport is observed Fig. 6a. For gate voltages
smaller than 5.85 V ambipolar transport is observed. The
dashed line in Fig. 6b marks the transition from electron to
hole charge transport. The curves above the dashed line rep-
resent hole charge transport, whereas the curves below the
dashed line describe electron charge transport. When de-
creasing the gate voltage the recombination point shifts from
the drain to the source electrode. The electric field is highest
for the recombination point. For a gate voltage of 2.0 V the
complete channel is filled with holes and the electrons do not
contribute to the charge transport anymore.
The same analysis was repeated for the p-type ambipolar
transistor. The potential distribution and the normalized
charge are shown in Fig. 7 for different drain voltages. The
threshold voltage of the p-type device is high with 5.7 V,
so that we assumed an applied gate voltage of 8.0 V. Am-
bipolar charge transport is observed for drain voltages of
3.0, 4.0, and 5.0 V. The absolute drain voltage at which
ambipolar transport is observed decreases with decreasing
absolute values of the gate voltage. Irrespective of the ap-
plied voltages the recombination point is relatively close to
the drain electrode since the electron carrier mobility is sig-
nificantly lower than the hole mobility for the p-type ambi-
polar transistor. Due to the low electron mobility a high elec-
tric field is obtained in the region between the recombination
point and the drain electrode.
Measurements of different ambipolar transistors with
different channel lengths show that the contact resistance has
a distinct influence on the device carrier mobility. Further
information on the contact resistance of ambipolar c-Si:H
TFTs is given in reference.25 The normalized contact resis-
tance for n-type transistor is in the range of 1 k cm,
whereas the p-type ambipolar transistors exhibit a contact
resistance of 4 k cm. The contact resistance has a signifi-
cant influence on the potential and net surface charge distri-
bution along the channel of the transistor for short channel
transistors. In this study we have concentrated on transistors
with a channel length of 20 m, where the influence of the
contact resistance on the overall device performance is still
relatively small. To account for the influence of the contact
resistance on the potential Eq. 3 has to be modified.
Ambipolar TFTs allow for the realization of complemen-
tary logic circuitry on glass or flexible substrates at low
deposition temperatures. The transistors in this study were
fabricated at temperature of 160 °C. The logic circuits can
be integrated as line and row drivers of flat panel displays.
Ideally the voltage gain, which is defined as vGAIN
=VOUT /VIN, where VOUT and VIN are the output and input
voltage of the inverter should be high while the power con-
sumption and the operating voltages are low. The ambipolar
inverter characteristic is usually limited by the transistor op-
erating in the off-state. Since the off-current is relatively high
the voltage transfer characteristic of the ambipolar inverter
deviates from an ideal CMOS inverter characteristic. As a
consequence the noise margin of the ambipolar inverter is
reduced and the power consumption is increased, which lim-
its the realization of complex thin-film circuitry. The prob-
lem can only be reduced by selecting the right operating
voltages of the inverter. Conventional CMOS inverters ex-
hibit an increase in the noise margin with increasing operat-
ing voltages. However, this is not the case for ambipolar
inverters.25 In order to realize ambipolar inverters with high
voltage gain and lower power consumption the threshold
voltages of the individual transistors should be low so that
the circuits can be operated at low operating voltages. In
general, it can be concluded that ambipolar inverters are an
interesting addition to existing CMOS inverter technology.
However, the specific disadvantages of the technology have
to be taken into account when designing ambipolar inverter
based circuitry.
VI. CONCLUSIONS
Ambipolar microcrystalline silicon TFTs were realized
at temperatures below 200 °C with high electron and hole
charge carrier mobilities of 52 cm2 /V s and 8 cm2 /V s, re-
spectively. The use of ambipolar transistors provides a
simple route in realizing large-area integrated circuits at low
cost based on c-Si:H TFTs. A simple analytical approach
based on a charge-sheet model was presented, that allows for
describing the current voltage characteristic of unipolar and
ambipolar TFTs. Furthermore, the model allows for calculat-
ing the potential and the net surface charge distribution along
the transistor channel of unipolar and ambipolar devices. The
electrical model provides insights into the electronic trans-
port of the ambipolar c-Si:H TFTs. The potential and the
charge distributions along the channel were calculated by
using the extracted device parameters.
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